I recently presented a webinar with EMA Design Automation to discuss DDR5! I cover the new features added compared to DDR4 then spend some time showing a demo of Cadence Topology Explorer (TopXp) including simulation of a full byte lane with IBIS-AMI models.

DDR5 represents a significant performance improvement to the DDR interface over DDR4 with data transfer rates going from 3200 MT/s to as much as 8400 MT/s according to the JEDEC spec. With this increased performance comes architectural changes that must be understood to effectively design and leverage these next generation memory devices. These changes also require updated simulation techniques and methodologies to ensure accurate and effective characterization of the DDR5 interface.

The slides and recording are available at the EMA website, or watch the video below.

• https://resources.ema-eda.com/on-demand-webinars/a-dive-into-ddr5-an-engineers-guide-to-simulating-and-validating-the-latest-generation-of-ddr